VICON: Sistema de Visión configurable V1.0
Trabajo Fin de Master Carlos Manuel Gomez Jimenez
Loading...
Searching...
No Matches
i2c_master Entity Reference
Inheritance diagram for i2c_master:
[legend]

Entities

i2c_master.rtl  architecture
 

Libraries

ieee 

Use Clauses

std_logic_1164 
numeric_std 

Generics

CLK_FREQ_HZ  integer := 50_000_000
I2C_FREQ_HZ  integer := 400_000
FIFO_DEPTH  integer := 16

Ports

clk   in   std_logic
reset   in   std_logic
rw   in   std_logic
start_i2c   in   std_logic
num_regs   in   integer range 1 to FIFO_DEPTH
addr_dev   in   std_logic_vector ( 6 downto 0 )
addr_reg   in   std_logic_vector ( 7 downto 0 )
wr_fifo_push   in   std_logic
wr_fifo_data   in   std_logic_vector ( 15 downto 0 )
wr_fifo_full   out   std_logic
wr_fifo_empty   out   std_logic
rd_fifo_pop   in   std_logic
rd_fifo_data   out   std_logic_vector ( 15 downto 0 )
rd_fifo_full   out   std_logic
rd_fifo_empty   out   std_logic
busy   out   std_logic
done   out   std_logic
error   out   std_logic
sclk   out   std_logic
sdata   inout   std_logic

Detailed Description

Definition at line 38 of file i2c_controller.vhd.

Member Data Documentation

◆ addr_dev

addr_dev in std_logic_vector ( 6 downto 0 )

Definition at line 52 of file i2c_controller.vhd.

◆ addr_reg

addr_reg in std_logic_vector ( 7 downto 0 )

Definition at line 53 of file i2c_controller.vhd.

◆ busy

busy out std_logic

Definition at line 65 of file i2c_controller.vhd.

◆ clk

clk in std_logic

Definition at line 45 of file i2c_controller.vhd.

◆ CLK_FREQ_HZ

CLK_FREQ_HZ integer := 50_000_000

Definition at line 40 of file i2c_controller.vhd.

◆ done

done out std_logic

Definition at line 66 of file i2c_controller.vhd.

◆ error

error out std_logic

Definition at line 67 of file i2c_controller.vhd.

◆ FIFO_DEPTH

FIFO_DEPTH integer := 16

Definition at line 43 of file i2c_controller.vhd.

◆ I2C_FREQ_HZ

I2C_FREQ_HZ integer := 400_000

Definition at line 41 of file i2c_controller.vhd.

◆ ieee

Definition at line 35 of file i2c_controller.vhd.

◆ num_regs

num_regs in integer range 1 to FIFO_DEPTH

Definition at line 50 of file i2c_controller.vhd.

◆ numeric_std

Definition at line 36 of file i2c_controller.vhd.

◆ rd_fifo_data

rd_fifo_data out std_logic_vector ( 15 downto 0 )

Definition at line 61 of file i2c_controller.vhd.

◆ rd_fifo_empty

rd_fifo_empty out std_logic

Definition at line 63 of file i2c_controller.vhd.

◆ rd_fifo_full

rd_fifo_full out std_logic

Definition at line 62 of file i2c_controller.vhd.

◆ rd_fifo_pop

rd_fifo_pop in std_logic

Definition at line 60 of file i2c_controller.vhd.

◆ reset

reset in std_logic

Definition at line 46 of file i2c_controller.vhd.

◆ rw

rw in std_logic

Definition at line 48 of file i2c_controller.vhd.

◆ sclk

sclk out std_logic

Definition at line 69 of file i2c_controller.vhd.

◆ sdata

sdata inout std_logic

Definition at line 71 of file i2c_controller.vhd.

◆ start_i2c

start_i2c in std_logic

Definition at line 49 of file i2c_controller.vhd.

◆ std_logic_1164

Definition at line 35 of file i2c_controller.vhd.

◆ wr_fifo_data

wr_fifo_data in std_logic_vector ( 15 downto 0 )

Definition at line 56 of file i2c_controller.vhd.

◆ wr_fifo_empty

wr_fifo_empty out std_logic

Definition at line 58 of file i2c_controller.vhd.

◆ wr_fifo_full

wr_fifo_full out std_logic

Definition at line 57 of file i2c_controller.vhd.

◆ wr_fifo_push

wr_fifo_push in std_logic

Definition at line 55 of file i2c_controller.vhd.


The documentation for this design unit was generated from the following file: