100%
clkresetstart_i2caddr_dev[6:0]5Caddr_reg[7:0]0wr_fifo_pushwr_fifo_data[15:0]0rd_fifo_poprd_fifo_data[15:0]0busydoneerrorsclksdata